

First Named Inventor	Christophe Chevallier	<p align="center"><b>INFORMATION DISCLOSURE STATEMENT</b></p>
Serial No.	Unknown	
Filing Date	Filed herewith	
Group Art Unit	Unknown	
Examiner Name	Unknown	
Confirmation No.	Unknown	
Attorney Docket No.	400.069US05	
<p>Title: FLASH ARRAY IMPLEMENTATION WITH LOCAL AND GLOBAL BIT LINES</p>		

Commissioner for Patents  
M.S.: Patent Application  
P. O. Box 1450  
Alexandria, VA 22313-1450


In compliance with 37 C.F.R. §§ 1.56 and 1.97, *et seq.*, the enclosed materials are brought to the attention of the Examiner for consideration in connection with the above-identified Application. Applicant respectfully requests that this Information Disclosure Statement be entered and the references listed on the attached Form 1449 be considered by the Examiner and made of record. Pursuant to MPEP §609, Applicant further requests that the Examiner initial next to each reference on the Form 1449 to indicate that the listed references have been considered. Applicant further requests that a copy of the initialed Form 1449 be returned with the next official communication.

Further pursuant to MPEP §609, because all of the references listed on the attached Form 1449 have been previously submitted and made of record in the parent application, U.S. Patent Application 10/017,664, filed December 12, 2001, copies of the references previously made of record in the parent application are not submitted herewith.

If the Examiner has any questions or concerns regarding this application, please contact the undersigned at the number listed below.

Date: 2/23/04

Respectfully submitted,

  
Kenneth W. Bolvin  
Reg. No. 34,125

Attorneys for Applicant  
Leffert Jay & Polglaze, P.A.  
P.O. Box 581009  
Minneapolis, MN 55458-1009

T – 612/312-2200  
F – 612/312-2250

First Named Inventor	Chistophe Chevallier	<b>INFORMATION DISCLOSURE STATEMENT FORM PTO-1449</b>
Serial No.	Unknown	
Filing Date	Filed Herewith	
Group Art Unit	Unknown	
Examiner Name	Unknown	
Confirmation No.	Unknown	
Attorney Docket No.	400.069US05	
Title: FLASH ARRAY IMPLEMENTATION WITH LOCAL AND GLOBAL BIT LINES <div style="text-align: right;">Sheet 1 of 1</div>		

U.S. Patent References				
Examiner Initials	Document/Patent No.	Issue/Publication Date	Name	Filing Date
	5,777,922	July 7, 1998	Choi	October 18, 1996
	5,825,782	10-20-1998	Roohparvar	01-22-1996
	5,894,437	April 13, 1999	Chang	January 23, 1998
	5,898,637	04-27-1999	Lakhani et al.	01-06-1997
	5,996,106	11-30-1999	Seyyedy	02-04-1997
	6,304,504	10-16-2001	Chevallier et al.	08-30-2000

Foreign Patent References					
Examiner Initials	Foreign Patent		Name	Publication Date	T?
	Country	No.			
	WO	96/31882	Micron Technology, Inc.	10/10/96	

Other References	
Examiner Initials	Author, Title, Date, Pages, etc.

Examiner Signature		Date Considered	
*Examiner: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.			